Data: set for "Low-voltage 2D materials-based printed field-effect transistors for integrated digital and analog electronics on paper"

The file reports the raw data of Figure 2, Figure 3 and Figure 4 of the manuscript. Data shown in Figure 2 represent the electrical characterization of the MoS2 FETs with inkjet-printed silver contacts. Figure 2a is a typical transfer characteristic measured as a function of the gate voltage for a drain voltage of 2.0 V; Figure 2b is a typical output characteristic measured at different gate voltages (from VGS = 0.0 V to VGS = 1.75 V, steps of 0.25 V). Figure 3 represents the electrical characterization of the MoS2 FETs with inkjet-printed graphene contacts. In particular, a typical transfer characteristic curve measured as a function of the gate voltage for a drain voltage of 2.5 V is shown and a typical output characteristic curves measured at increasing gate voltages (from VGS = 0.0 V to VGS = 1.75 V, steps of 0.25 V) are reported in Figure 3b and Figure 3c, respectively. Logic gates and current mirror based on MoS2 FETs with inkjet-printed silver contact are presented in Figure 4. Figure 4c shows the output voltage (left axis) and the voltage gain (right axis) of the inverter gate as a function of the input voltage; Figure 4f the output voltage of the NAND gate as a function of the input states (VIN1, VIN2). Voltage bias is 5 V for both the inverter and the NAND gate; and Figure 4i g the output current of the current mirror as a function of the output voltage for two different values of the reference current.The file reports the raw data of Figure 2, Figure 3 and Figure 4 of the manuscript. Data shown in Figure 2 represent the electrical characterization of the MoS2 FETs with inkjet-printed silver contacts. Figure 2a is a typical transfer characteristic measured as a function of the gate voltage for a drain voltage of 2.0 V; Figure 2b is a typical output characteristic measured at different gate voltages (from VGS = 0.0 V to VGS = 1.75 V, steps of 0.25 V). Figure 3 represents the electrical characterization of the MoS2 FETs with inkjet-printed graphene contacts. In particular, a typical transfer characteristic curve measured as a function of the gate voltage for a drain voltage of 2.5 V is shown and a typical output characteristic curves measured at increasing gate voltages (from VGS = 0.0 V to VGS = 1.75 V, steps of 0.25 V) are reported in Figure 3b and Figure 3c, respectively. Logic gates and current mirror based on MoS2 FETs with inkjet-printed silver contact are presented in Figure 4. Figure 4c shows the output voltage (left axis) and the voltage gain (right axis) of the inverter gate as a function of the input voltage; Figure 4f the output voltage of the NAND gate as a function of the input states (VIN1, VIN2). Voltage bias is 5 V for both the inverter and the NAND gate; and Figure 4i g the output current of the current mirror as a function of the output voltage for two different values of the reference current.